What is Deadlock?
Deadlock is a wavefront array processor that refers to a situation in which one or more Processing Elements (PEs) are stuck in a waiting state indefinitely, preventing the progress of the system. The provided paragraph explains this with an illustration of a deadlock scenario in a wavefront array processor (in the following figure).
In above figure
- PE1 is waiting for PE2 to pass a data token.
- PE2 is waiting because there is no space available in its output to PE3.
- PE3 is waiting for space to become available in its connection to PE1.
This cyclic dependency creates a deadlock where none of the PEs can proceed, leading to a halted system.
To address the deadlock issue, one approach is to modify the queue sizes.
Related Posts
| Analog and Memory Layout Design Forum |
| Physical Layout Design Forum |
| RTL & Verilog Design Forum |
| Semiconductor Forum |
| Analog Layout Design Interview Questions | Memory Design Interview Questions |
| Physical Design Interview Questions | Verilog Interview Questions |
| Digital Design Interview Questions | STA Interview Questions |
