Up next in 10
FinFET Disadvantage #siliconvlsi #finfet #vlsi
0 views
May 11, 2025
FinFET Disadvantage #siliconvlsi #finfet #vlsiprojects For more info, please click here, https://siliconvlsi.com/finfet-its-advantage-and-disadvantage/
View Video Transcript
0:01
so today we are going to discuss about
0:03
the finfet disadvantage if in fact have
0:05
some disadvantages as compared to the
0:08
traditional or Planet transistor here
0:10
are the reasons
0:12
first reason is complexity and the cost
0:14
making finfet is more complicated and
0:17
expensive than the regular transistor
0:19
because it's required an extra step in
0:22
the manufacturing process as you know
0:24
that in the planner we are using a few
0:27
ol and be oil well in finfet we are
0:30
using feol m e o l n b e o l so it means
0:37
it has some extra process fabrication
0:41
steps
0:44
second reason is a process variation
0:46
finfet are the sensitive to change
0:48
during the manufacturing process which
0:50
can cause the problem with their
0:52
performance and reliability
0:54
which means like infant fat we are using
0:58
acidp cell align dual pattern as you
1:01
know like we are using a double pattern
1:03
infinite so there may might be a chance
1:06
of misalignment so this is the reason
1:11
third reason is higher design challenges
1:13
designing circuit with fin phase is
1:16
harder because it's neither facial
1:17
knowledge and the tool making more
1:20
making it more difficult for the chip
1:22
designer and talking longer to the
1:25
taking longer to the development phase
1:29
fourth reason is increase the leakage
1:31
current finfet have problem of more
1:33
electric leakage
1:35
especially in a lower process now this
1:37
can lead more power and wasting energy
1:42
fifth reason is sub threshold slope
1:44
degradation
1:45
finfet lose efficiency in the switching
1:48
at the low voltage making them less
1:50
power efficient
1:52
sixth reason is electrostatic issue the
1:56
3D structure of a finfet can create
1:58
unwanted
2:00
EST electricity effect like capacitance
2:03
and resistance which can affect their
2:06
overall performance
2:08
parasitic effect as you know like finfet
2:12
means three side gate control while
2:14
planner one side gate control so fin
2:17
fact may experience some side effect
2:19
like
2:20
vibl lowering and self-heating which can
2:24
reduce their performance and then less
2:27
reliability
2:35
limited scaling potential although
2:37
finfet have Improvement scaling compared
2:39
to the regular transistor it become
2:41
harder to scale them further which
2:44
limit their future advantage
2:49
layout sensitivity
2:51
how the layout of infant based design is
2:54
arranged can be significant after their
2:56
performance
2:57
this repair calf careful optimization to
3:00
get the desired results
3:04
compatibility with Legacy designs using
3:07
finfet technology in the existing design
3:09
and process can be tricky and it might
3:13
not work well with some older
3:15
application
3:18
for more information please visit
3:21
www.siliconvlsi.com in this website you
3:24
will get old interview related question
3:26
like physical design related interview
3:30
question analog layout related interview
3:32
question memory layout related interview
3:35
question
3:36
thank you for watching my video please
3:38
subscribe and like my channel thank you
3:40
so much
#Electronics & Electrical
#Science