<?xml version="1.0" encoding="UTF-8"?><?xml-stylesheet type="text/xsl" href="//siliconvlsi.com/main-sitemap.xsl"?>
<urlset xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:image="http://www.google.com/schemas/sitemap-image/1.1" xsi:schemaLocation="http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd http://www.google.com/schemas/sitemap-image/1.1 http://www.google.com/schemas/sitemap-image/1.1/sitemap-image.xsd" xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
	<url>
		<loc>https://siliconvlsi.com/</loc>
		<lastmod>2026-06-25T11:41:33+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/antenna-effect/</loc>
		<lastmod>2026-06-25T11:41:33+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Antenna-effect.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Metal-Jumper.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Antenna-Diode-Insertion.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-soft-check-or-a-stamping-conflict-at-lvs/</loc>
		<lastmod>2026-06-25T11:38:34+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-are-the-inputs-of-lvs/</loc>
		<lastmod>2026-06-25T11:26:00+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/Inputs-of-LVS.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/how-will-you-measure-slack-for-setup-and-hold-time/</loc>
		<lastmod>2026-06-25T10:00:48+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Setup1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/list-the-ideal-conditions-for-the-timing-path/</loc>
		<lastmod>2026-06-25T10:00:48+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/List-the-ideal-conditions-for-the-timing-path.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/vlsi-service-based-companies/</loc>
		<lastmod>2026-06-25T10:00:48+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-multiplexer-and-decoder/</loc>
		<lastmod>2026-06-25T10:00:48+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Difference-between-Multiplexer-and-Decoder.jpg</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/flash-memory/</loc>
		<lastmod>2026-06-25T10:00:48+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/NOR-flash-technology-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/NAND-flash-technology-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/Flash-Memory.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/setup-time-calculator/</loc>
		<lastmod>2026-06-14T14:34:17+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/light-sensor/</loc>
		<lastmod>2026-06-14T12:40:18+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/light-sensor.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/mosfet/</loc>
		<lastmod>2026-06-14T12:39:26+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/MOS-capacitance-Equation.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/Enhancement-Mode-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/Depletion-Mode-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/Inversion-Mode-2.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/MOS-capacitance-voltage-characteristics.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/Untitled.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/Untitledf.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/understanding-the-behavior-of-electrons-in-solids/</loc>
		<lastmod>2026-06-14T12:39:19+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/understanding-the-difference-between-ram-bandwidth-and-clock-speed/</loc>
		<lastmod>2026-06-14T12:39:10+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/03/Embedded-systems.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/understanding-high-bandwidth-memory-hbm-advantages-and-future-prospects/</loc>
		<lastmod>2026-06-14T12:38:44+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/11/a-close-up-of-a-computer-processor-chip-scaled.webp</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/understanding-asic-vs-fpga/</loc>
		<lastmod>2026-06-14T12:38:33+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2025/07/Understanding-ASICs-vs-FPGAs.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/understanding-the-2-5d-approach-in-packaging-technology/</loc>
		<lastmod>2026-06-14T12:37:57+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/12/2.5D-technology.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/why-is-the-substrate-in-nmos-connected-to-ground-and-in-pmos-to-vdd/</loc>
		<lastmod>2026-06-14T12:37:08+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/NMOS-connected-to-Ground-and-in-PMOS-to-VDD.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/standard-cell-library/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/Standard-Cell-Library-2.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/characteristics-of-operational-amplifier/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/operational-amplifier-2.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/why-is-timing-analysis-important-in-physical-design/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/Static-timing-analysis1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/sta-interview-questions/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/STA-Interview-Question.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/VLSI.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/overshoot-and-undershoot-glitch/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/02/Overshoot-and-Undershoot-Glitch.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/02/Victim-and-Aggressor-Net.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/02/Positive-Crosstalk-Delay.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/02/Negative-Crosstalk-Delay.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/nand-gate-symbol-truth-table-circuit-diagram/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/NAND-gate-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/AND-Gate-using-NAND-Gate.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/OR-Gate-using-NAND-Gate.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/NOT-Gate-using-NAND-Gate.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/infosys-interview-questions-article/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/Infosys-Interview-Questions.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/matching-technique-in-analog-layout/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2021/10/Untitled.jpg</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2021/10/Untitlederer.jpg</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2021/10/Common-Centroid2.jpg</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2021/10/Common-Centroid3.jpg</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2021/10/Interdigitization.jpg</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/logic-and-gate/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/Logic-AND-Gate-Symbol-Truth-Table-and-Circuit-Diagram.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/Truth-table-of-a-two-input-AND-gate.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/05/Truth-table-of-a-three-input-AND-gate.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/doping-in-vlsi/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Figure-1-Diffusion.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Figure-2-Ion-implantation-techniques.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/how-to-calculate-interconnect-wire-resistance/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/How-to-calculate-interconnect-Wire-Resistance.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/power-gain-and-voltage-gain-in-db/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Power-Gain-in-dB.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Cascaded-Op-Amp-Circuits.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Voltage-Gain-in-dB.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Current-Gain-in-dB.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Power-Gain-Voltage-Gain-and-Current-Gain-in-dB.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/two-terminal-mos-structure/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Two-Terminal-MOS-Structure.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Figure-2-The-MOS-capacitor-with-a-p-type-substrate.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Figure-3-The-MOS-capacitor-with-an-n-type-substrate.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/contact-spike-phenomenon-in-vlsi/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-thread-in-java/</loc>
		<lastmod>2026-06-14T12:37:07+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/analog-layout-interview-questions/</loc>
		<lastmod>2026-06-14T12:37:06+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/physical-design-interview-questions/</loc>
		<lastmod>2026-06-14T12:37:06+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-are-the-challenges-faced-by-soc-design-teams/</loc>
		<lastmod>2026-06-14T12:37:06+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-crt-monitor/</loc>
		<lastmod>2026-06-14T12:37:06+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/05/CRT-Monitor.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-pixels-in-digital-imaging/</loc>
		<lastmod>2026-06-14T12:37:06+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/05/What-is-Pixels-in-Digital-Imaging.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-heavy-copper-pcb/</loc>
		<lastmod>2026-06-14T12:37:06+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/08/Heavy-Copper-PCB.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/semiconductor-companies-in-india/</loc>
		<lastmod>2026-06-14T12:37:06+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/Semiconductor-Companies-in-India.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/guard-rings-wells-deep-n-well-dummy-devices-analog-layout/</loc>
		<lastmod>2026-06-14T12:37:06+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Guard-rings.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/N-wells.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Deep-N-well.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Distance-of-the-matched-devices-from-the-WELL-edge.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/how-to-become-an-analog-layout-engineer-a-comprehensive-guide/</loc>
		<lastmod>2026-03-25T16:23:01+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-statistical-and-conventional-sta/</loc>
		<lastmod>2026-03-21T06:40:02+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/01/Difference-between-statistical-and-conventional-STA.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/salary-of-vlsi-engineers-in-india/</loc>
		<lastmod>2026-03-21T06:40:02+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/resistor-color-code/</loc>
		<lastmod>2026-03-21T06:40:02+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/Color-code-bands-on-a-4-band-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/band-resistor-color-code-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/Resistor-Color-Code-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/Resistor-Color-Code-2.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/Resistor-Color-Code-3.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/Resistor-Color-Code-4.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/Resistor-Color-Code-5.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/10-ways-to-fix-setup-and-hold-violation/</loc>
		<lastmod>2026-03-21T06:40:02+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/10-Ways-To-Fix-Setup-and-Hold-Time-Violations.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/optical-proximity-correction-opc-in-vlsi/</loc>
		<lastmod>2026-03-21T06:40:02+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/Optical-Proximity-Correction-1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/the-impact-of-dummy-fill-on-analog-matching-beyond-density-rules-in-vlsi-layout/</loc>
		<lastmod>2026-03-21T06:07:29+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/electronic-dc-loads-functionality-and-applications/</loc>
		<lastmod>2026-03-21T05:52:40+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/cmos-noise-margin-values-in-logic-families/</loc>
		<lastmod>2026-03-21T05:50:36+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/understanding-through-silicon-via-tsv-technology-in-high-performance-computing/</loc>
		<lastmod>2026-03-21T05:46:55+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/ideal-mosfet-current-voltage-characteristics/</loc>
		<lastmod>2026-01-22T15:59:03+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/Figure-1-VGS-VTN.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/Figure-2-VGS-VT-N.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/s-VDS-characteristic.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/a-a-small-VDS-value.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/bA-larger-VDS-value-but-for-VDS-VDS.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/c-VDS-VDSsat.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/11/d-VDS-VDSsat.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/application-of-pn-junction-diode/</loc>
		<lastmod>2026-01-22T15:59:03+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Application-of-pn-junction-diode.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/sanity-checks-in-physical-design/</loc>
		<lastmod>2026-01-22T15:59:02+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/01/Sanity-Checks-in-Physical-Design1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-are-electromigration-em-and-ir-drop-and-its-prevention/</loc>
		<lastmod>2025-11-25T16:26:00+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/12/Electromigration-EM-and-IR-Drop.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/does-nwell-have-any-impact-on-nmos-do-we-have-to-consider-wpe-for-nmos/</loc>
		<lastmod>2025-11-25T16:25:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-interactive-media/</loc>
		<lastmod>2025-11-25T16:25:20+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/What-Is-Interactive-Media.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-incandescent-light/</loc>
		<lastmod>2025-11-25T16:25:12+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Incandescent-Light.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-digital-video-disc-dvd/</loc>
		<lastmod>2025-11-25T16:25:02+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/What-is-Digital-Video-Disc-DVD.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-projection-screen-material/</loc>
		<lastmod>2025-11-25T16:24:55+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Projection-Screen-Material.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-speed-camera/</loc>
		<lastmod>2025-11-25T16:24:08+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/01/Speed-Camera.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-the-importance-of-aluminum-in-semiconductor-metallization-systems/</loc>
		<lastmod>2025-11-25T16:23:57+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/12/Semiconductor-Metallization.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-aperture/</loc>
		<lastmod>2025-11-25T16:23:49+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-gasket/</loc>
		<lastmod>2025-11-25T16:23:42+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-voltage-pulses/</loc>
		<lastmod>2025-11-25T16:23:36+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/01/Voltage-Pulses.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-role-of-of-electrons-and-holes-in-semiconductors/</loc>
		<lastmod>2025-11-25T16:23:26+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/12/Electrons-and-Holes-in-Semiconductors.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-diffusion-current-and-drift-current/</loc>
		<lastmod>2025-11-25T16:23:14+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/12/Difference-between-Diffusion-current-and-Drift-current.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/append-multiple-files-into-one-file-on-linux-terminal/</loc>
		<lastmod>2025-11-25T16:22:20+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/there-are-two-metals1-is-vertical-and-another-is-horizontal-which-metal-current-will-flow-fast-why/</loc>
		<lastmod>2025-11-25T16:22:08+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-optical-microscopy/</loc>
		<lastmod>2025-11-25T16:22:02+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/01/Optical-Microscopy.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-wap-phone/</loc>
		<lastmod>2025-11-25T16:21:54+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/01/WAP-Phone.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-voltage-amplifier-and-power-amplifier/</loc>
		<lastmod>2025-11-25T16:21:28+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-are-the-advantages-of-using-uvm/</loc>
		<lastmod>2025-11-25T16:19:46+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/04/What-are-the-advantages-of-using-UVM-3.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/delete-words-after-certain-word-in-each-line-in-gvim/</loc>
		<lastmod>2025-11-25T16:19:45+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-are-the-main-differences-between-chip-packaging-and-chip-fabrication/</loc>
		<lastmod>2025-11-25T16:19:34+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/04/chip-packaging-and-chip-fabrication.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/explain-the-relationship-between-current-amps-volts-resistance-and-wattage/</loc>
		<lastmod>2025-11-25T16:19:25+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/how-are-electrostatic-discharge-esd-protection-and-latch-up-related-to-each-other/</loc>
		<lastmod>2025-11-25T16:19:06+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/07/How-Are-Electrostatic-Discharge-ESD-Protection-and-Latch-Up-Related-to-Each-Other.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/bjts-vs-mosfets-key-differences-every-analog-designer-should-know/</loc>
		<lastmod>2025-11-25T16:17:27+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2025/04/BJTs-vs.-MOSFETs-Key-Differences-Every-Analog-Designer-Should-Know.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-clipper-and-clamper/</loc>
		<lastmod>2025-11-25T16:17:01+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2025/06/Clipper-circuit.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2025/06/Clamper-Circuit.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/understanding-the-roles-of-a-physical-design-engineer-in-vlsi/</loc>
		<lastmod>2025-11-25T16:16:47+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/if-vdd-and-vss-are-shorted-what-type-of-errors-you-will-get/</loc>
		<lastmod>2025-11-25T16:13:22+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/04/VDD-and-VSS-are-shorted.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/how-do-i-get-vias-resistance-information-within-a-new-process/</loc>
		<lastmod>2025-11-25T16:13:22+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/04/Vias-resistance.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/uvm-verification-interview-questions/</loc>
		<lastmod>2025-11-25T16:13:22+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/04/UVM-Verification-Interview-Questions.jpg</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-contact-bounce/</loc>
		<lastmod>2025-11-25T16:13:21+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/01/What-is-Contact-Bounce.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-conventional-theory/</loc>
		<lastmod>2025-11-25T16:13:21+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/01/What-is-a-Conventional-Theory.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-crystalline-structure/</loc>
		<lastmod>2025-11-25T16:13:21+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-soldering-tips-and-tricks/</loc>
		<lastmod>2025-11-25T16:13:21+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/01/What-is-a-Soldering-Tips-and-Tricks.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-an-electrical-connection/</loc>
		<lastmod>2025-11-25T16:13:20+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Electrical-Connection.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-bus-coupler/</loc>
		<lastmod>2025-11-25T16:13:20+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Bus-Coupler.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/common-steps-involved-in-creating-a-uvm-based-verification-environment-for-a-design/</loc>
		<lastmod>2025-11-25T16:13:20+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/04/Common-steps-involved-in-creating-a-UVM-based-verification-environment-for-a-design.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-social-networking/</loc>
		<lastmod>2025-11-25T16:13:20+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Social-Networking.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-are-solvent-inks/</loc>
		<lastmod>2025-11-25T16:13:19+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Solvent-Inks.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-an-analog-amplifier/</loc>
		<lastmod>2025-11-25T16:13:19+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Analog-Amplifier.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-large-signal-model/</loc>
		<lastmod>2025-11-25T16:13:19+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Large-Signal-Model.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-digital-tv-decoder/</loc>
		<lastmod>2025-11-25T16:13:18+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Digital-TV-Decoder.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/how-to-best-digital-tv-decoder/</loc>
		<lastmod>2025-11-25T16:13:18+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Digital-TV-Decoder1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-home-theater/</loc>
		<lastmod>2025-11-25T16:13:18+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Home-Theater.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-digital-storage-device/</loc>
		<lastmod>2025-11-25T16:13:17+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Digital-Storage-Device.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-multimeter/</loc>
		<lastmod>2025-11-25T16:13:17+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Multimeter.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-led-technology/</loc>
		<lastmod>2025-11-25T16:13:17+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Light-emitting-diode-LED.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-symbian-os/</loc>
		<lastmod>2025-11-25T16:13:16+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Symbian-OS.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-synchronize-cable/</loc>
		<lastmod>2025-11-25T16:13:16+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Sync-Cable.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-an-audio-mixer/</loc>
		<lastmod>2025-11-25T16:13:15+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/10/Audio-Mixer.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-meant-by-programmable-read-only-memory/</loc>
		<lastmod>2025-11-25T16:13:15+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/10/Programmable-read-only-Memory.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-an-epidiascope/</loc>
		<lastmod>2025-11-25T16:13:15+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/11/Epidiascope.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-defrost-timer/</loc>
		<lastmod>2025-11-25T16:13:14+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/10/Defrost-Timer.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-are-the-main-reasons-for-setup-or-hold-time-violations/</loc>
		<lastmod>2025-10-16T15:36:54+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Microelectronics-1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/cmos-process-integration/</loc>
		<lastmod>2025-10-16T15:36:53+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/12/CMOS-Process-Integration-1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/types-of-lightning-arrester/</loc>
		<lastmod>2025-10-16T15:36:53+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Types-of-Lightning-Arrester.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/body-effect-in-mosfet/</loc>
		<lastmod>2025-10-16T15:36:52+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/Figure-1-NMOS-Symbol.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/NMOS-devise-with-negative-bulk-voltageBody-effect.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/NMOS-devise-with-zero-bulk-voltageno-Body-effect.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/NMOS-devise-with-positive-bulk-voltageBody-effect.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/critical-area-analysis-caa/</loc>
		<lastmod>2025-10-16T15:36:52+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/Concept-of-Critical-Area-Analysis-CAA1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/Concept-of-Critical-Area-Analysis-CAA.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-pinch-off-effect-in-mosfet/</loc>
		<lastmod>2025-10-16T15:36:52+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/MOSFET-transistors.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/MOSFET-transistors-in-P-substrate.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/Pinch-off-effect-in-MOSFET.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/pinch-off-point.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/hot-electron-effect-in-mosfet/</loc>
		<lastmod>2025-10-16T15:36:52+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/Hot-Electron-Effect-1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-layout-and-schematic/</loc>
		<lastmod>2025-10-16T15:36:51+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/08/Difference-between-Layout-and-Schematic.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/differences-between-fd-soi-and-finfet/</loc>
		<lastmod>2025-10-16T15:36:51+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/FinFET.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/FD-SOI.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/tddbtime-dependent-dielectric-breakdown/</loc>
		<lastmod>2025-10-16T15:36:51+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/08/Time-Dependent-Dielectric-Breakdown-2.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/frequency-modulation-fm/</loc>
		<lastmod>2025-10-16T15:36:50+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/frequency-modulation.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/FM-Transmitter-Block-Diagram.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/intrinsic-semiconductor-electron-and-hole-current/</loc>
		<lastmod>2025-10-16T15:36:50+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Intrinsic-Semiconductor.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Electron-and-Hole-current.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/pass-transistor-logic/</loc>
		<lastmod>2025-10-16T15:36:50+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Pass-Transistor-Logic.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Pass-Transistor-Logic1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Pass-Transistor-Logic11.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Pass-Transistor-Logic12.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Pass-Transistor-Logic123.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Pass-Transistor-Logic13.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/zener-diode/</loc>
		<lastmod>2025-10-16T15:36:49+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Zener-diode-Symbol.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Zener-diode.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/VI-characteristics-of-Zener-diode.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/avalanche-diode-working-principle-applications/</loc>
		<lastmod>2025-10-16T15:36:49+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Avalanche-Diode-Working-Principle-Applications.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/I-V-Characteristic-of-Avalanche-Diode.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/diode-diode-construction-application/</loc>
		<lastmod>2025-10-16T15:36:49+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Diode-Symbol.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Types-of-Diodes.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/amplitude-modulation/</loc>
		<lastmod>2025-10-16T15:36:48+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Amplitude-modulation.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/Amplitude-modulation1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/esd-in-vlsi/</loc>
		<lastmod>2025-10-16T15:36:48+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Electrostatic-Discharge-ESD.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Electrostatic-Discharge-ESD1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-finfet-technology/</loc>
		<lastmod>2025-10-16T15:36:48+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/03/FinFET-Technology.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/latch-up-in-cmos-circuits/</loc>
		<lastmod>2025-10-16T15:36:47+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/04/What-is-Latch-up.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/dishing-and-erosion-in-chemical-mechanical-planarization-cmp/</loc>
		<lastmod>2025-09-21T08:13:28+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/02/Dishing-and-Erosion.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/metastability/</loc>
		<lastmod>2025-09-21T08:13:28+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Metastable-state.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/sram-memory-architecture/</loc>
		<lastmod>2025-09-21T08:13:28+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/6t-SRAM-cell.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Linux-Command-to-Check-CPU-Usage-2.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-latch-up-in-vlsi-and-its-prevention-techniques/</loc>
		<lastmod>2025-09-21T08:13:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/voltage-drop-in-ac-circuits/</loc>
		<lastmod>2025-09-21T08:12:15+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/Voltage-Drop-in-DC-Circuits.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/chemical-mechanical-polishing/</loc>
		<lastmod>2025-09-15T15:21:18+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/ripple-counter-in-digital-logic/</loc>
		<lastmod>2025-09-12T14:12:52+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/clock-signal-and-triggering/</loc>
		<lastmod>2025-09-12T14:12:52+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/analog-design-components-active-and-passive-devices/</loc>
		<lastmod>2025-09-12T14:12:51+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Layout-of-NMOS.jpg</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/PMOS-Layout-Component.jpg</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Cross-section-of-resistore-layout.jpg</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Analog-resistore-Matching-Techniques.jpg</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/CMOS-Capacitor.jpg</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Analog-Layout-Design-components.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-schematic-and-layout/</loc>
		<lastmod>2025-09-12T14:12:51+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Differences-between-Schematic-Diagrams-and-Circuit-Diagrams.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/10/Differences-between-Schematic-Diagrams-and-Circuit-Diagrams1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/vlsi-full-form/</loc>
		<lastmod>2025-08-31T08:28:21+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/scan-based-techniques/</loc>
		<lastmod>2025-06-29T17:07:54+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Scan-Based-Technique.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Scan-based-design-of-an-edge-triggered-D-flip-flop.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-cpld-and-fpga/</loc>
		<lastmod>2025-06-29T17:05:38+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Difference-between-CPLD-and-FPGA.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/metal-semiconductor-contact/</loc>
		<lastmod>2025-06-29T17:02:38+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Ohmic-contact-vs-Schottky-contact.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/metal-layers-in-vlsi-physical-design/</loc>
		<lastmod>2025-06-29T16:58:30+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Metal-Layers-in-VLSI-Physical-Design.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-routing-in-vlsi-physical-design/</loc>
		<lastmod>2025-06-29T16:55:45+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/What-Is-Routing-In-VLSI-Physical-Design.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/duty-cycle-pulse-width/</loc>
		<lastmod>2025-06-29T16:53:28+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Duty-Cycle-Pulse-Width.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/diffusion-in-silicon-crystal-and-doping-techniques/</loc>
		<lastmod>2025-06-29T16:51:04+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/carrier-injection-and-spontaneous-emission/</loc>
		<lastmod>2025-06-29T16:50:35+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Carrier-Injection-and-Spontaneous-Emission.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/diode-breakdown/</loc>
		<lastmod>2025-06-29T16:49:53+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Diode-Breakdown.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/vlsi-projects-for-final-year/</loc>
		<lastmod>2025-06-29T16:47:28+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/VLSI-Projects-for-Final-Year.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-module-in-verilog-and-how-is-it-used/</loc>
		<lastmod>2025-06-29T16:46:40+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Module-in-Verilog.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-rtl-design-in-vlsi/</loc>
		<lastmod>2025-06-29T16:44:07+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/RTL-CODE.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-are-the-different-types-of-data-types-in-verilog/</loc>
		<lastmod>2025-06-29T16:41:36+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Verilog-basic-data-types.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/signal-integrity-effects/</loc>
		<lastmod>2025-06-29T16:36:23+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Signal-Integrity-Effects.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/aspect-ratio-in-vlsi/</loc>
		<lastmod>2025-06-29T16:33:13+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Aspect-Ratio.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/types-of-sequential-circuits/</loc>
		<lastmod>2025-06-29T16:29:52+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-writeback-and-write-through-cache/</loc>
		<lastmod>2025-06-29T16:28:29+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/writeback-and-write-through-cache-1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/explain-sizing-of-the-inverter-in-cmos/</loc>
		<lastmod>2025-06-29T16:23:34+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/cmos-inverter-sizing.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/which-transistor-has-higher-gain-bjt-or-mos-and-why/</loc>
		<lastmod>2025-06-28T16:48:38+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Which-transistor-has-higher-gain.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/why-pmos-and-nmos-are-sized-equally-in-a-transmission-gates/</loc>
		<lastmod>2025-06-28T07:30:54+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/sized-equally.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/importance-of-clock-distribution-network-in-vlsi/</loc>
		<lastmod>2025-06-28T07:27:26+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Distribution-Network.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-different-logic-family/</loc>
		<lastmod>2025-06-28T07:25:29+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Logic-family.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-substrate-coupling-in-vlsi/</loc>
		<lastmod>2025-06-28T07:25:00+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Home-1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-ddr2-and-ddr3/</loc>
		<lastmod>2025-06-28T07:23:52+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/DDR.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-metal-gate-and-polysilicon-gate-technology/</loc>
		<lastmod>2025-06-28T07:06:49+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/09/Difference-between-the-metal-gate-and-polysilicon-gate.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-ir-drop/</loc>
		<lastmod>2025-06-28T07:02:20+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/What-is-IR-drop.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-electromigration-effect/</loc>
		<lastmod>2025-06-28T07:01:10+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Electromigration-Effect.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/EM-measurement-and-analysis-flow.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/antenna-effect-in-vlsi-causes-and-solution/</loc>
		<lastmod>2025-06-28T06:59:07+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/how-many-vias-you-will-use-and-how-it-will-help-to-reduce-resistance/</loc>
		<lastmod>2025-06-28T06:44:56+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/03/Stack-Vias.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/03/What-is-Stack-Via.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/why-we-used-double-patterning-in-vlsi/</loc>
		<lastmod>2025-06-28T06:38:39+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Double-patterning-in-VLSI.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/01/Double-patterning-in-FINFET.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-ram-and-rom/</loc>
		<lastmod>2025-06-28T06:36:41+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/08/Difference-between-ram-and-rom.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/well-proximity-effect/</loc>
		<lastmod>2025-06-28T06:35:57+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2022/07/well-proximity-effect.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/how-shielding-avoids-crosstalk-problem-what-exactly-happens-there/</loc>
		<lastmod>2025-06-24T17:15:16+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2024/09/How-Shielding-Avoids-Crosstalk-Problem.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-exactly-is-pvt-variation/</loc>
		<lastmod>2025-06-24T17:14:21+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/power-dissipation-in-vlsi/</loc>
		<lastmod>2025-06-24T17:06:10+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Types-of-Power-Dissipation.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/solutions-for-optimal-dft-design-for-testability-in-lower-technology-nodes/</loc>
		<lastmod>2025-06-24T17:05:08+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/DFT-Design-for-Testability.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/johnson-ring-counter/</loc>
		<lastmod>2025-06-24T17:02:29+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Johnson-counter.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/ring-counter-in-digital-logic/</loc>
		<lastmod>2025-06-24T17:00:35+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/What-is-a-Ring-Counter.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Ring-counter.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-ring-counter-and-johnson-counter/</loc>
		<lastmod>2025-06-24T16:45:54+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Difference-between-Ring-Counter-and-Johnson-Counter.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/bi-directional-counter/</loc>
		<lastmod>2025-06-24T16:45:19+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-straight-and-twisted-ring-counter/</loc>
		<lastmod>2025-06-24T14:34:33+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/difference-between-mealy-machine-and-moore-machine/</loc>
		<lastmod>2025-06-22T06:25:51+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/Finite-state-machine.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/vi-characteristics-of-p-n-junction-diode/</loc>
		<lastmod>2025-06-17T18:06:04+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/V-I-Characteristics-of-P-N-Junction-Diode.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/why-pmos-is-used-in-read-mux/</loc>
		<lastmod>2025-06-17T15:41:48+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/explain-pros-and-cons-of-gate-length-scales-down/</loc>
		<lastmod>2025-06-17T15:36:48+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/as-a-design-engineer-how-you-handle-process-variations-in-vlsi/</loc>
		<lastmod>2025-06-17T15:35:48+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Process-Variations-in-VLSI.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-the-worst-corner-for-bit-cell-write-operation-and-why/</loc>
		<lastmod>2025-06-17T15:31:39+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-the-worst-corner-for-bit-cell-read-operation-and-why/</loc>
		<lastmod>2025-06-17T15:24:28+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/why-you-need-pre-charge-in-sram-memory/</loc>
		<lastmod>2025-06-17T15:20:54+00:00</lastmod>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-column-mux-in-memory/</loc>
		<lastmod>2025-06-17T15:14:26+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Column-mux-in-Memory.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/cascaded-cmos-inverters/</loc>
		<lastmod>2025-06-17T15:11:32+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Cascaded-Inverters.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/why-do-we-gradually-increase-the-size-of-a-cmos-inverter-in-each-cascaded-stage/</loc>
		<lastmod>2025-06-16T19:22:18+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/INV.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-happens-when-a-resistance-is-placed-in-place-of-pmos-in-a-cmos-inverter-circuit/</loc>
		<lastmod>2025-06-16T19:18:53+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/NMOS-Inverter.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/how-do-you-adjust-the-cmos-inverter-to-either-reduced-leakage-or-decrease-delay/</loc>
		<lastmod>2025-06-16T19:16:17+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/CMOS-inverter-to-either-reduced-leakage-or-decrease-delay.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-a-decoder-driver-ic/</loc>
		<lastmod>2025-06-16T19:07:55+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/06/Decoder-Driver-IC.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/explain-binary-coded-decimal-or-bcd-number/</loc>
		<lastmod>2025-06-16T19:05:17+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/Binary-Coded-Decimal.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/2s-complement-subtraction-of-binary-numbers/</loc>
		<lastmod>2025-06-16T19:01:31+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/2-s-Complement.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/1s-complement-subtraction-explained-with-examples/</loc>
		<lastmod>2025-06-16T18:59:38+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/1-s-Complement-Example.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-octal-number-system/</loc>
		<lastmod>2025-06-16T18:48:13+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/Octal-to-Decimal-Conversion-Example.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/hexadecimal-number-system/</loc>
		<lastmod>2025-06-16T18:44:10+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/Hexadecimal-Number-System.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-the-relation-between-drain-current-and-channel-length-in-cmos/</loc>
		<lastmod>2025-06-10T15:40:33+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/Channel-length-in-CMOS.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/what-is-cable-bonding/</loc>
		<lastmod>2025-06-10T15:40:10+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/What-is-Cable-Bonding.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/n-type-semiconductor/</loc>
		<lastmod>2025-06-08T08:25:25+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/n-Type-Semiconductor.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/n-Type-Semiconductor-1.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://siliconvlsi.com/p-type-semiconductor/</loc>
		<lastmod>2025-06-08T08:25:09+00:00</lastmod>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/p-type-semiconductor.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://siliconvlsi.com/wp-content/uploads/2023/07/Conduction-Through-p-Type-Semiconductor.png</image:loc>
		</image:image>
	</url>
</urlset>
<!-- XML Sitemap generated by Rank Math SEO Plugin (c) Rank Math - rankmath.com -->