Close Menu
Ask Questions Register in Forum Login in Forum

Forum

siliconvlsiBy Updated:No Comments1 Min Read
Forum › Category: Questions
Questions
What are the main challenges of using multi-Vt cells in timing optimization?
AnsweredDigitalDecode answered 12 months ago • 
769 views2 answers0 votes
Why do setup violations mainly occur in slow paths, while hold violations occur in fast paths?
AnsweredChipWhiz answered 1 year ago • 
909 views3 answers0 votes
Why circuit people don’t design layout also in the VLSI domain?
AnsweredDigitalDecode answered 1 year ago • 
1244 views3 answers0 votes
How do I design a low-pass or high-pass filter?
AnsweredAnalogIP answered 1 year ago • 
934 views1 answers0 votes
TX(transmitter) and Rx(Receiver) are there in LPDDR, so why do we place TX near to ESD device? why not RX?
AnsweredSemiCustom answered 1 year ago • 
1502 views2 answers0 votes
Ask Question