Close Menu
Ask Questions Register in Forum Login in Forum

Forum

siliconvlsiBy Updated:No Comments1 Min Read
Select category
What layout choices worsen self-heating in FinFETs?
AnsweredChipWhiz answered 11 months ago • 
1372 views3 answers0 votes
What’s the impact of temperature gradient across a layout on a bandgap reference, and how would you mitigate it?
AnsweredChipWhiz answered 11 months ago • 
1368 views3 answers0 votes
How does Wordline driver strength impact half-select disturb?
AnsweredCircuitCreator answered 12 months ago • 
848 views1 answers0 votes
Can non-uniform placement density worsen local timing variation?
AnsweredCircuitCreator answered 12 months ago • 
766 views1 answers0 votes
How does contact placement affect variability in SRAM cells?
AnsweredCircuitCreator answered 57 years ago • 
822 views0 answers0 votes
How would you handle ESD protection layout when the IO pad shares space with analog signal routing?
AnsweredCircuitCreator answered 12 months ago • 
898 views1 answers0 votes
What layout technique would you apply to reduce substrate noise coupling in a densely packed mixed-signal block?
AnsweredSemiCustom answered 1 year ago • 
1469 views3 answers0 votes
How does body biasing impact noise margin in digital circuits?
Answeredsemiconductor answered 1 year ago • 
959 views3 answers0 votes
Why is using dummy poly in some standard cell rows considered harmful in FinFET nodes?
Answeredsemiconductor answered 1 year ago
959 views2 answers0 votes
Why does NMOS threshold voltage drop when temperature increases?
Answeredsemiconductor answered 1 year ago • 
1804 views3 answers1 votes
How do low-Vt and high-Vt devices different specifically in their Fabrication Process?
AnsweredCircuitCreator answered 1 year ago • 
857 views1 answers1 votes
What is Overdrive Voltage in Transistors?
AnsweredCircuitCreator answered 1 year ago
1097 views1 answers0 votes
How can you minimize mismatch in a large array of current mirrors distributed across a chip?
Answeredsiliconvlsi asked 1 year ago
558 views0 answers0 votes
How does coding style in RTL impact synthesis QoR?
AnsweredCircuitCreator answered 1 year ago • 
869 views3 answers0 votes
Why does transistor orientation matter in analog layout?
AnsweredDigitalWorld answered 1 year ago • 
1163 views3 answers0 votes
How does transistor folding affect delay variation in standard cells?
AnsweredDigitalDecode answered 1 year ago • 
897 views3 answers0 votes
Why is Body Biasing used in MOSFETs?
AnsweredAnalogIP answered 1 year ago • 
1190 views3 answers0 votes
Why does dynamic power dominate at higher technology nodes
AnsweredSemiCustom answered 1 year ago • 
855 views2 answers0 votes
What is the impact of interconnect resistance and capacitance (RC delay) in deep sub-micron technologies?
AnsweredDigitalDecode answered 1 year ago • 
1174 views2 answers0 votes
What are the main challenges of using multi-Vt cells in timing optimization?
AnsweredDigitalDecode answered 1 year ago • 
838 views2 answers0 votes
What are the trade-offs between high-Vt and low-Vt cells?
AnsweredDigitalWorld answered 1 year ago • 
1000 views2 answers0 votes
What happens if setup time is violated but hold time is satisfied in a flip-flop?
AnsweredDigitalWorld answered 1 year ago • 
845 views2 answers0 votes
Why do we prefer static CMOS over dynamic CMOS logic?
Answeredsemiconductor answered 1 year ago • 
931 views3 answers0 votes
Why do setup violations mainly occur in slow paths, while hold violations occur in fast paths?
AnsweredChipWhiz answered 1 year ago • 
1019 views3 answers0 votes
Why would we prefer an active inductor over a passive inductor in RF integrated circuit design?
AnsweredTechGuru answered 1 year ago • 
1328 views3 answers0 votes
Why is the channel length modulation effect more visible in short-channel devices?
AnsweredTechnoVLSI answered 1 year ago • 
1071 views3 answers0 votes
Why do FinFETs provide better control over short-channel effects compared to planar MOSFETs?
AnsweredSemiCustom answered 1 year ago • 
1135 views3 answers-1 votes
What is the difference between the normal buffer and the clock buffer?
AnsweredDigitalWorld answered 1 year ago • 
2247 views3 answers0 votes
What is the difference between OASIS and GDS?
Answeredsemiconductor answered 1 year ago • 
2321 views3 answers-1 votes
Why might deep N-well isolation fail in preventing latch-up in a multi-domain analog layout?
AnsweredCircuitCreator answered 1 year ago • 
1578 views3 answers0 votes
Why is using dummy poly in some standard cell rows considered harmful in FinFET nodes?
AnsweredDigitalWorld answered 1 year ago
1281 views2 answers0 votes
How can you minimize mismatch in a large array of current mirrors distributed across a chip?
AnsweredDigitalWorld answered 1 year ago • 
1352 views3 answers0 votes
How do you preserve symmetry in a differential layout when routing metal with strict layer usage constraints?
AnsweredChipWhiz answered 1 year ago • 
1391 views3 answers0 votes
What layout technique would you apply to reduce substrate noise coupling in a densely packed mixed-signal block?
AnsweredDigitalWorld answered 1 year ago • 
1071 views2 answers0 votes
What is the difference between PODE and CPODE?
AnsweredChipWhiz answered 1 year ago • 
9420 views2 answers1 votes
Why we are using blockage Layers in Analog Layout?
AnsweredLogicNode answered 1 year ago • 
1390 views1 answers0 votes
What are Through-Silicon Vias (TSVs)?
AnsweredChipWhiz answered 1 year ago
1561 views2 answers0 votes
Why circuit people don’t design layout also in the VLSI domain?
AnsweredDigitalDecode answered 1 year ago • 
1315 views3 answers0 votes
Layout – How well tap cells reduce latch up in std cell layout
AnsweredAnalogIP answered 1 year ago • 
2337 views3 answers0 votes
How do I design a low-pass or high-pass filter?
AnsweredAnalogIP answered 1 year ago • 
1000 views1 answers0 votes
TX(transmitter) and Rx(Receiver) are there in LPDDR, so why do we place TX near to ESD device? why not RX?
AnsweredSemiCustom answered 1 year ago • 
1607 views2 answers0 votes
What is PLL in Analog Design?
AnsweredLogicNode answered 1 year ago
911 views1 answers0 votes
How do you optimize the common centroid layout for a differential pair when dealing with multi-finger Transistors?
AnsweredAnalogIP answered 2 years ago • 
1956 views2 answers0 votes
What are the best Interconnect trategies in VLSI Layout design?
AnsweredSemiCustom answered 2 years ago • 
1716 views3 answers0 votes
Ask Question