No, cascaded CMOS inverters, when carefully designed and optimized, can actually reduce signal delays by minimizing the critical path delay. Each stage in the cascade contributes to the overall delay, and by selecting suitable sizes, faster circuit operation can be achieved.