Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp

SiliconvlsiSiliconvlsi

Ask Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
Digital Design

Explain Binary Coded Decimal or BCD Number

By siliconvlsiJuly 2, 20234

The Binary Coded Decimal (BCD) number system is used to represent decimal numbers (0 to 9) using four-bit binary codes.…

Digital Design

What is a Decoder Driver IC?

By siliconvlsiJune 29, 20230

A Decoder Driver IC takes binary information and decodes it to generate output signals. I find that we can use…

Digital Design

Difference between Multiplexer and Decoder

By siliconvlsiJune 29, 20230

A decoder takes two inputs and, based on the input combination, sets one of the output gates high, while a…

Digital Design

How do You adjust the CMOS inverter to either reduced leakage or decrease delay?

By siliconvlsiJune 29, 20230

Adjust the CMOS inverter to either reduced leakage or decrease delay by following ways, Reducing Leakage Current I recommend utilizing…

Digital Design

What happens when a resistance is placed in place of PMOS in a CMOS inverter circuit?

By siliconvlsiJune 29, 20230

What is the input resistance of a CMOS inverter? I’ve noticed that when resistance is used instead of the PMOS…

Digital Design

Why do we gradually increase the size of a CMOS inverter in each cascaded stage?

By siliconvlsiJune 29, 20230

CMOS inverter Gradually increasing the size of a CMOS inverter in each cascaded stage ensures proper signal amplification and voltage…

Digital Design

Cascaded CMOS Inverters

By siliconvlsiJune 29, 20230

What is Cascaded CMOS Inverters Cascaded CMOS inverters of different ratios offer significant advantages over using a single inverter in…

Memory Layout Design

What is Column mux in Memory

By siliconvlsiJune 27, 20230

What is Column MUX? Column multiplexing helps to improve the data bandwidth of memory devices, by increasing the number of…

Memory Layout Design

Why You need Pre-charge in SRAM memory ?

By siliconvlsiJune 27, 20230

Pre-charge in SRAM memory We need to do pre-charge in SRAM memory because of Leakage in bit cells array. Pre-charging…

Memory Layout Design

What is the worst corner for bit cell Read Operation and why?

By siliconvlsiJune 27, 20230

Worst corner for bit cell Read Operation I’ve found that the worst corner for reading a bit cell is usually…

Load More
Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.