Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp
SiliconvlsiSiliconvlsi
Forum Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
Home»Memory Layout Design»Types of Cache misses
Memory Layout Design

Types of Cache misses

siliconvlsiBy siliconvlsiJuly 8, 2023Updated:May 17, 2024No Comments1 Min Read
Facebook Pinterest LinkedIn Email WhatsApp
Share
Facebook Twitter LinkedIn Pinterest Email

Types of Cache Misses

Compulsory Miss (Cold Start Misses or First Reference Misses): This type of miss occurs when a block is accessed for the first time. In such cases, the block needs to be brought into the cache as it is not present initially.

Capacity Miss: This type of miss happens when the working set of a program exceeds the storage capacity of the cache. As a result, some blocks need to be evicted from the cache during program execution since it cannot accommodate all the required blocks.

Conflict Miss (Collision Misses or Interference Misses): Conflict misses mainly occur in set-associative or direct-mapped block placement strategies. When multiple blocks are mapped to the same set or block frame, this type of miss occurs due to the limited number of available slots in that set.

Coherence Miss (Invalidation): Coherence misses occur when other external processors, such as I/O devices, update the memory. These misses happen due to the need for cache coherence, ensuring that all caches have the most up-to-date data.

Share. Facebook Twitter Pinterest LinkedIn Tumblr Email

Related Posts

How Does Silicon Crystalline Orientation Impact Transistor Performance?

September 25, 2024

What is a Subthreshold Conduction in Semiconductor Devices?

January 4, 2024

Differential Sense Amplifiers in Memory Design for Enhanced Access Time

October 8, 2023
Leave A Reply Cancel Reply

Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.