Types of Cache Misses
Compulsory Miss (Cold Start Misses or First Reference Misses): This type of miss occurs when a block is accessed for the first time. In such cases, the block needs to be brought into the cache as it is not present initially.
Capacity Miss: This type of miss happens when the working set of a program exceeds the storage capacity of the cache. As a result, some blocks need to be evicted from the cache during program execution since it cannot accommodate all the required blocks.
Conflict Miss (Collision Misses or Interference Misses): Conflict misses mainly occur in set-associative or direct-mapped block placement strategies. When multiple blocks are mapped to the same set or block frame, this type of miss occurs due to the limited number of available slots in that set.
Coherence Miss (Invalidation): Coherence misses occur when other external processors, such as I/O devices, update the memory. These misses happen due to the need for cache coherence, ensuring that all caches have the most up-to-date data.
|Analog and Memory Layout Design Forum|
|Physical Layout Design Forum|
|RTL & Verilog Design Forum|
|Analog Layout Design Interview Questions||Memory Design Interview Questions|
|Physical Design Interview Questions||Verilog Interview Questions|
|Digital Design Interview Questions||STA Interview Questions|