Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp
SiliconvlsiSiliconvlsi
Forum Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
Home»VLSI Design»What is the difference between DRV(Design Rule Violations) and DRC(Design rule check) in VLSI ?
VLSI Design

What is the difference between DRV(Design Rule Violations) and DRC(Design rule check) in VLSI ?

siliconvlsiBy siliconvlsiJanuary 12, 2022Updated:May 12, 2024No Comments1 Min Read
Facebook Pinterest LinkedIn Email WhatsApp
Share
Facebook Twitter LinkedIn Pinterest Email

Difference between DRV(Design Rule Violations) and DRC(Design rule check):

DRV(Design Rule Violations) and DRC(Design rule check) are the terms used to judge the quality of the chip that can be fabricated.

 

DRC(Design rule check):

The main DRCs include shorts, opens, spacing between metals, n and p wells, same and different nets, min length, area, and enclosure, etc.

DRV(Design Rule Violations):

The DRV holds a higher priority to DRC at any given stage of the physical design flow. DRV is basically the set of factors based on which the design is characterized.  The main DRV are max_transition, max_capacitance, and max_fanout.

Violation of any of the above drc dimensions, if it is found to be less than the above-mentioned DRC  values then it is called Design Rule Violation.

 

Share. Facebook Twitter Pinterest LinkedIn Tumblr Email

Related Posts

How Shielding Avoids Crosstalk Problem? What Exactly Happens There?

September 22, 2024

Navigating the Challenges of Gate Dielectric Scaling in MOS Transistors

August 1, 2024

Challenges in Modern SoC Design Verification

April 20, 2024
Leave A Reply Cancel Reply

Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.