If a design has both IR drops and congestion, there are a few potential solutions to fix the issue
- Spread macros.
- Power grid redesign
- Use proper blockage.
- Using buffering cells
- Spread standard cells.
- Increase strap width.
- Increase the number of straps.
- Optimizing the placement of the cells
Related Posts
| Analog and Memory Layout Design Forum |
| Physical Layout Design Forum |
| RTL & Verilog Design Forum |
| Semiconductor Forum |
| Analog Layout Design Interview Questions | Memory Design Interview Questions |
| Physical Design Interview Questions | Verilog Interview Questions |
| Digital Design Interview Questions | STA Interview Questions |
