Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp

SiliconvlsiSiliconvlsi

Ask Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
Digital Design

Why NAND Gate is Better than NOR Gate?

By siliconvlsiJanuary 7, 20230

Why NAND Gate is Better than NOR Gate? Digital logic gates of the NAND and NOR kinds both carry out…

VLSI Design

What checks are done in Electrical rule check (ERC)

By siliconvlsiJanuary 7, 20230

What checks are done in Electrical rule check (ERC) What is ERC? The electrical integrity of a layout in a…

Digital Design

Chemical Vapor Deposition

By siliconvlsiJanuary 7, 20230

Chemical Vapor Deposition The method of depositing thin material layers onto a substrate is known as chemical vapor deposition (CVD).…

Analog Design

FinFET Fabrication Process

By siliconvlsiJanuary 7, 20230

The channel between the source and drain in fin MOSFETs is constructed as a three-dimensional bar on top of the…

VLSI Design

What is Retrograde Well

By siliconvlsiJanuary 6, 20230

What is Retrograde Well To increase the performance of semiconductor devices, a retrograde well is a sort of doping profile.…

Analog Design

Shielding to reduce noise – Analog Layout

By siliconvlsiJanuary 6, 20230

How do you use shielding to reduce noise and interference in sensitive analog sections of a circuit? In sensitive analog…

Analog Design

What is the importance of a good floorplan in analog layout design?

By siliconvlsiJanuary 6, 20230

What is the importance of a good floor plan in analog layout design? A good floor plan is important to…

Digital Design

What is HVT, LVT, and ULVT cells?

By siliconvlsiJanuary 5, 20230

What is HVT, LVT, and ULVT cells? Different performance levels of transistor cells used in the creation of integrated circuits…

Analog Design

What are DRC & how will you fix them?

By siliconvlsiJanuary 5, 20230

What are DRC & how will you fix them? DRC stands for “design rule check.” In the context of integrated…

VLSI Design

What is CMP (chemical mechanical polishing)?

By siliconvlsiJanuary 5, 20230

What is CMP (chemical mechanical polishing)? Chemical mechanical polishing/planarization (CMP) is a process that removes materials by a combination of…

Load More
Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.