Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp
SiliconvlsiSiliconvlsi
Ask Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
Home»VLSI Design»What checks are done in Electrical rule check (ERC)
VLSI Design

What checks are done in Electrical rule check (ERC)

siliconvlsiBy siliconvlsiJanuary 7, 2023Updated:January 4, 2025No Comments2 Mins Read
Facebook Pinterest LinkedIn Email WhatsApp
Share
Facebook Twitter LinkedIn Pinterest Email

What checks are done in Electrical rule check (ERC)

What is ERC?

The electrical integrity of a layout in a circuit design is checked using an electrical rule check (ERC), a design rule check (DRC). An ERC verifies that the design is electrically sound and will operate as intended by comparing the layout to a set of rules. Some of the investigations that ERC frequently conducts include

The following Checks are Done in ERC

  • Any floating N-Well in Layout.
  • Any floating Substrate in the Layout.
  • Is N-Well Connected to VDD
  • Is P-Well(P-substrate) connected to VSS
  • Substrate without Tap connection(Bulk)
  • N-Well without Tap connection(Bulk)

What is Bulk Connection in CMOS?

The bulk connection is used in CMOS (complementary metal-oxide semiconductor) devices to connect the substrate (bulk) region to a reference voltage, usually ground. The bulk connection is important because it aids in regulating the device’s threshold voltage, which establishes the voltage at which the gadget starts to conduct. #

The kind and concentration of doping in the substrate region, as well as the applied voltage on the bulk connection, all have an impact on the threshold voltage of CMOS devices. The substrate region is maintained at a constant voltage by connecting the bulk to the ground, which aids in stabilizing the device’s threshold voltage.

Why We are using Bulk(Tap) Connection in CMOS?

To provide the ohmic contact with the substrate, we are using a Bulk(Tap) connection in CMOS. It is the fourth terminal of the MOSFET.#

 

 

Electrical Rule Check (ERC): Key Checks for Reliable Circuit Design
Share. Facebook Twitter Pinterest LinkedIn Tumblr Email

Related Posts

How Shielding Avoids Crosstalk Problem? What Exactly Happens There?

September 22, 2024

Navigating the Challenges of Gate Dielectric Scaling in MOS Transistors

August 1, 2024

Challenges in Modern SoC Design Verification

April 20, 2024
Leave A Reply Cancel Reply

Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.