Forum › Category: Questions Select statusStartus:AllOpenResolvedClosedAnsweredUnansweredQuestionsAllCMOSLayoutQuestions Sort byViewsAnswersVotesWhy do setup violations mainly occur in slow paths, while hold violations occur in fast paths?OpenTechnoVLSI asked 31 minutes ago • Questions1 views0 answers0 votesWhat are the main challenges of using multi-Vt cells in timing optimization?OpenTechGuru asked 32 minutes ago • Questions0 views0 answers0 votesWhy circuit people don’t design layout also in the VLSI domain?AnsweredDigitalDecode answered 4 months ago • Questions490 views3 answers0 votesHow do I design a low-pass or high-pass filter?AnsweredAnalogIP answered 4 months ago • Questions372 views1 answers0 votesTX(transmitter) and Rx(Receiver) are there in LPDDR, so why do we place TX near to ESD device? why not RX?AnsweredSemiCustom answered 4 months ago • Questions462 views2 answers0 votes
TechnoVLSI
TechGuru
DigitalDecode
AnalogIP
By siliconvlsiBy siliconvlsi
SemiCustom