Forum › Category: Questions Select statusStartus:AllOpenResolvedClosedAnsweredUnansweredQuestionsAllCMOSLayoutMemory LayoutPhysical DesignQuestionsRTL DesignStandard Cell Sort byViewsAnswersVotesWhat are the main challenges of using multi-Vt cells in timing optimization?AnsweredDigitalDecode answered 7 months ago • Questions578 views2 answers0 votesWhy do setup violations mainly occur in slow paths, while hold violations occur in fast paths?AnsweredChipWhiz answered 7 months ago • Questions697 views3 answers0 votesWhy circuit people don’t design layout also in the VLSI domain?AnsweredDigitalDecode answered 11 months ago • Questions1070 views3 answers0 votesHow do I design a low-pass or high-pass filter?AnsweredAnalogIP answered 11 months ago • Questions799 views1 answers0 votesTX(transmitter) and Rx(Receiver) are there in LPDDR, so why do we place TX near to ESD device? why not RX?AnsweredSemiCustom answered 11 months ago • Questions1155 views2 answers0 votes
DigitalDecode
ChipWhiz
AnalogIP
By siliconvlsiBy siliconvlsi
SemiCustom