Forum › Tag: VLSI Select statusStartus:AllOpenResolvedClosedAnsweredUnansweredSelect categoryAllCMOSLayoutMemory LayoutPhysical DesignQuestionsRTL DesignStandard Cell Sort byViewsAnswersVotesWhy does dynamic power dominate at higher technology nodesAnsweredSemiCustom answered 5 days ago • CMOS137 views2 answers0 votesWhat is the impact of interconnect resistance and capacitance (RC delay) in deep sub-micron technologies?AnsweredDigitalDecode answered 5 days ago • CMOS133 views2 answers0 votesWhat is the difference between the normal buffer and the clock buffer?AnsweredDigitalWorld answered 3 months ago • CMOS538 views3 answers0 votesWhat is the difference between OASIS and GDS?Answeredsemiconductor answered 4 months ago • Layout686 views3 answers0 votesWhy circuit people don’t design layout also in the VLSI domain?AnsweredDigitalDecode answered 5 months ago • Questions559 views3 answers0 votesLayout – How well tap cells reduce latch up in std cell layoutAnsweredAnalogIP answered 5 months ago • Layout697 views3 answers0 votesHow do I design a low-pass or high-pass filter?AnsweredAnalogIP answered 5 months ago • Questions413 views1 answers0 votesTX(transmitter) and Rx(Receiver) are there in LPDDR, so why do we place TX near to ESD device? why not RX?AnsweredSemiCustom answered 5 months ago • Questions531 views2 answers0 votesHow do low-Vt and high-Vt devices differ specifically in their fabrication processes?Opensiliconvlsi asked 8 months ago • CMOS30 views0 answers0 votes