Close Menu
Ask Questions Register in Forum Login in Forum

Forum

siliconvlsiBy Updated:No Comments1 Min Read
Forum › Tag: VLSI
Select category
  • All
  • CMOS
  • Layout
  • Questions
What is the impact of interconnect resistance and capacitance (RC delay) in deep sub-micron technologies?
OpenAnalogIP asked 5 hours ago • 
2 views0 answers0 votes
Why does dynamic power dominate at higher technology nodes
OpenDigitalDecode asked 5 hours ago • 
1 views0 answers0 votes
What is the difference between the normal buffer and the clock buffer?
AnsweredDigitalWorld answered 2 months ago • 
406 views3 answers0 votes
What is the difference between OASIS and GDS?
Answeredsemiconductor answered 3 months ago • 
554 views3 answers0 votes
Why circuit people don’t design layout also in the VLSI domain?
AnsweredDigitalDecode answered 4 months ago • 
490 views3 answers0 votes
Layout – How well tap cells reduce latch up in std cell layout
AnsweredAnalogIP answered 4 months ago • 
591 views3 answers0 votes
How do I design a low-pass or high-pass filter?
AnsweredAnalogIP answered 4 months ago • 
372 views1 answers0 votes
TX(transmitter) and Rx(Receiver) are there in LPDDR, so why do we place TX near to ESD device? why not RX?
AnsweredSemiCustom answered 4 months ago • 
463 views2 answers0 votes
How do low-Vt and high-Vt devices differ specifically in their fabrication processes?
Opensiliconvlsi asked 8 months ago • 
30 views0 answers0 votes
Ask Question