Forum › Tag: VLSI Select statusStartus:AllOpenResolvedClosedAnsweredUnansweredSelect categoryAllCMOSLayoutMemory LayoutPhysical DesignQuestionsRTL DesignStandard Cell Sort byViewsAnswersVotesWhy does dynamic power dominate at higher technology nodesAnsweredSemiCustom answered 4 months ago • CMOS460 views2 answers0 votesWhat is the impact of interconnect resistance and capacitance (RC delay) in deep sub-micron technologies?AnsweredDigitalDecode answered 4 months ago • CMOS603 views2 answers0 votesWhat is the difference between the normal buffer and the clock buffer?AnsweredDigitalWorld answered 7 months ago • CMOS1165 views3 answers0 votesWhat is the difference between OASIS and GDS?Answeredsemiconductor answered 8 months ago • Layout1429 views3 answers0 votesWhy circuit people don’t design layout also in the VLSI domain?AnsweredDigitalDecode answered 9 months ago • Questions927 views3 answers0 votesLayout – How well tap cells reduce latch up in std cell layoutAnsweredAnalogIP answered 9 months ago • Layout1439 views3 answers1 votesHow do I design a low-pass or high-pass filter?AnsweredAnalogIP answered 9 months ago • Questions678 views1 answers0 votesTX(transmitter) and Rx(Receiver) are there in LPDDR, so why do we place TX near to ESD device? why not RX?AnsweredSemiCustom answered 9 months ago • Questions926 views2 answers0 votes
SemiCustom
DigitalDecode
DigitalWorld
semiconductor
AnalogIP
By siliconvlsiBy siliconvlsi