Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp
SiliconvlsiSiliconvlsi
Forum Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
Home»VLSI Design»What is the role of ERC in VLSI?
VLSI Design

What is the role of ERC in VLSI?

siliconvlsiBy siliconvlsiJanuary 12, 2022Updated:June 4, 2024No Comments1 Min Read
Facebook Pinterest LinkedIn Email WhatsApp
Share
Facebook Twitter LinkedIn Pinterest Email

What is the role of ERC in VLSI?

ERC stands for Electrical Rule Check.

It checks all possibilities of Electrical connection between all layers according to the technology node.

Reasons for ERC check.

Its checks…

  • If we short the output
  • It checks any Floating devices, gates, pins, and nets
  • If any input is left unconnected,
  • Floating wells
  • If any gates are connected directly to supplies,
  • If the design includes any possible ESD damage, etc.
  • Connecting high voltages to the thin gates
  • Minimum n-well widths
  • Any floating layers
  • Wrong overlap of P-plus or N-plus

What is ERC in the circuit?

An electrical rule check (ERC) ensures that integrated circuits function correctly. ERC tools can detect potential circuit errors that could lead to reduced yields or circuit malfunctions after delivery. ERC ensures the functionality, reliability, and manufacturability of PCBs.

Share. Facebook Twitter Pinterest LinkedIn Tumblr Email

Related Posts

How Shielding Avoids Crosstalk Problem? What Exactly Happens There?

September 22, 2024

Navigating the Challenges of Gate Dielectric Scaling in MOS Transistors

August 1, 2024

Challenges in Modern SoC Design Verification

April 20, 2024
Leave A Reply Cancel Reply

Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.