Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp

SiliconvlsiSiliconvlsi

Ask Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
VLSI Design

Why PMOS and NMOS are sized equally in a Transmission Gates?

By siliconvlsiJune 25, 20230

In transmission gates, PMOS (P-channel Metal-Oxide-Semiconductor) and NMOS (N-channel Metal-Oxide-Semiconductor) transistors are often sized equally for specific reasons. Here’s why:…

VLSI Design

Which transistor has higher gain, BJT or MOS and why?

By siliconvlsiJune 25, 20230

Which transistor has higher gain? The BJT (Bipolar Junction Transistor) exhibits higher gain compared to the MOS (Metal-Oxide-Semiconductor) transistor. This…

VLSI Design

Why is the substrate in NMOS connected to Ground and in PMOS to VDD?

By siliconvlsiJune 24, 20230

In CMOS (Complementary Metal-Oxide-Semiconductor) logic design, the substrate connection for NMOS (N-channel Metal-Oxide-Semiconductor) and PMOS (P-channel Metal-Oxide-Semiconductor) transistors serves specific…

VLSI Design

Why not give the output of a circuit to one large inverter?

By siliconvlsiJune 24, 20230

Why not give the output of a circuit to one large inverter? Connecting the output of a circuit to a…

Digital Design

Why do we gradually increase the size of inverters in buffer design

By siliconvlsiJune 24, 20230

The gradual increase in the size of inverters in buffer design serves specific purposes. Here’s why: Driving Capacity Increasing the…

Digital Design

What is Charge Sharing in CMOS

By siliconvlsiJune 24, 20230

In CMOS (Complementary Metal-Oxide-Semiconductor), charge sharing occurs when charge unintentionally transfers between different nodes or capacitors in a circuit, affecting…

VLSI Design

CMOS logic, give the various techniques you know to minimize Power Consumption?

By siliconvlsiJune 24, 20230

In CMOS logic, several techniques exist to minimize power consumption. Here are some commonly used techniques: Clock Gating: Selectively disabling…

VLSI Design

How does Resistance of the metal lines vary with increasing thickness and increasing length?

By siliconvlsiJune 24, 20230

Resistance to the Metal The resistance of metal lines in a circuit decreases with increasing thickness and increases with increasing…

Digital Design

What are the limitations in increasing the power supply to reduce delay?

By siliconvlsiJune 24, 20230

Power supply to reduce delay Increasing the power supply voltage reduces delay in digital circuits. However, this approach has certain…

Digital Design

What happens to delay if we include a resistance at the output of a CMOS circuit?

By siliconvlsiJune 24, 20230

Adding a resistance at the output of a CMOS circuit creates an RC (resistor-capacitor) circuit with the load capacitance at…

Load More
Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.