A decoder takes two inputs and, based on the input combination, sets one of the output gates high, while a…
Author: siliconvlsi
siliconvlsi
🚀 Welcome to SiliconVLSI! A learning platform for VLSI & semiconductor enthusiasts. We share: 🔹 VLSI fundamentals 🔹 CMOS & digital design 🔹 Physical design & STA 🔹 Verilog & SystemVerilog 🔹 Interview questions 🔹 VLSI career & learning resources
Adjust the CMOS inverter to either reduced leakage or decrease delay by following ways, Reducing Leakage Current I recommend utilizing…
What is the input resistance of a CMOS inverter? I’ve noticed that when resistance is used instead of the PMOS…
CMOS inverter Gradually increasing the size of a CMOS inverter in each cascaded stage ensures proper signal amplification and voltage…
What is Cascaded CMOS Inverters Cascaded CMOS inverters of different ratios offer significant advantages over using a single inverter in…
What is Column MUX? Column multiplexing helps to improve the data bandwidth of memory devices, by increasing the number of…
Pre-charge in SRAM memory We need to do pre-charge in SRAM memory because of Leakage in bit cells array. Pre-charging…
Worst corner for bit cell Read Operation I’ve found that the worst corner for reading a bit cell is usually…
Slow corner is the worst scenario for writing to a bit cell. In the slow corner, the transistors in the…
As a design engineer, there are several strategies to handle process variations in VLSI (Very Large Scale Integration): Design for…