Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp
SiliconvlsiSiliconvlsi
Forum Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
Home»Pages

Forum

siliconvlsiBy siliconvlsiAugust 29, 2023Updated:April 11, 2025No Comments1 Min Read
Select status
Startus:AllOpenResolvedClosedAnsweredUnanswered
Select category
  • All
  • CMOS
  • Layout
  • Questions
Answered
What is the difference between OASIS and GDS?

Difference between OASIS and GDS. I am confused between these two. When can we use these two formats?

Layout
145 views3 answers0 votes
semiconductor answered 2 weeks ago
Answered
Why might deep N-well isolation fail in preventing latch-up in a multi-domain analog layout?

Deep N-well isolation fails in preventing latch-up in a multi-domain analog layout

Layout
113 views3 answers0 votes
CircuitCreator answered 2 weeks ago
Answered
Why is using dummy poly in some standard cell rows considered harmful in FinFET nodes?

Dummy poly in some standard cell rows considered harmful in FinFET nodes

87 views2 answers0 votes
DigitalWorld answered 2 weeks ago
Answered
How can you minimize mismatch in a large array of current mirrors distributed across a chip?

Minimize mismatch in a large array of current mirrors distributed across a chip

Layout
108 views3 answers0 votes
DigitalWorld answered 2 weeks ago
Answered
How do you preserve symmetry in a differential layout when routing metal with strict layer usage constraints?

Layout
103 views3 answers0 votes
ChipWhiz answered 2 weeks ago
Answered
What layout technique would you apply to reduce substrate noise coupling in a densely packed mixed-signal block?

Layout technique would you apply to reduce substrate noise coupling

Layout
78 views2 answers0 votes
DigitalWorld answered 2 weeks ago
Answered
Why would we prefer an active inductor over a passive inductor in RF integrated circuit design?

What are advantage of active inductor over a passive inductor in RF integrated circuit design

CMOS
71 views1 answers0 votes
LogicNode answered 3 weeks ago
Answered
What is the difference between PODE and CPODE?

Does anyone know what is between PODE and CPODE in the lower technology node? Please add your answer.

Layout
140 views2 answers0 votes
ChipWhiz answered 3 weeks ago
Answered
Why we are using blockage Layers in Analog Layout?

This question was asked during an interview with Samsung for an Analog Layout Design position. It revolves around the purpose…

Layout
88 views1 answers0 votes
LogicNode answered 3 weeks ago
Answered
What are Through-Silicon Vias (TSVs)?

What are Through-Silicon Vias (TSVs) and why are they important in 2.5D and 3D packaging?

122 views2 answers0 votes
ChipWhiz answered 1 month ago
Answered
Why circuit people don’t design layout also in the VLSI domain?

Why circuit people don't design layouts also in the VLSI domain?

Questions
170 views3 answers0 votes
DigitalDecode answered 1 month ago
Answered
Layout – How well tap cells reduce latch up in std cell layout

How well do tap cells reduce latch up in the STD cell layout?

Layout
164 views3 answers0 votes
AnalogIP answered 1 month ago
Answered
How do I design a low-pass or high-pass filter?

Questions
158 views1 answers0 votes
AnalogIP answered 1 month ago
Answered
TX(transmitter) and Rx(Receiver) are there in LPDDR, so why do we place TX near to ESD device? why not RX?

In the IO device Floorplan, there is TX(transmitter) and Rx(Receiver) are there in LPDDR, so why do we place TX…

Questions
171 views2 answers0 votes
SemiCustom answered 1 month ago
Answered
What is PLL in Analog Design?

117 views1 answers0 votes
LogicNode answered 2 months ago
Answered
How do you optimize the common centroid layout for a differential pair when dealing with multi-finger Transistors?

How do you optimize the common centroid layout for a differential pair when dealing with multi-finger transistors in an ultra-deep…

Layout
245 views2 answers0 votes
AnalogIP answered 2 months ago
Answered
What are the best Interconnect trategies in VLSI Layout design?

What are the best interconnect strategies in VLSI layout design, considering layers like M1, M2, …, M8?

Layout
257 views3 answers0 votes
SemiCustom answered 5 months ago
Open
What is Overdrive Voltage in Transistors?

What is the concept of overdrive voltage in transistors, and how does it impact the performance of electronic devices in…

148 views0 answers0 votes
siliconvlsi asked 5 months ago
Open
How do low-Vt and high-Vt devices differ specifically in their fabrication processes?

Can someone explain how fabrication processes differ for low-Vt and high-Vt devices? Specifically, what changes are made in doping, gate…

CMOS
30 views0 answers0 votes
siliconvlsi asked 5 months ago
Ask Question
Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.