Close Menu
Ask Questions Register in Forum Login in Forum

Forum

siliconvlsiBy Updated:No Comments1 Min Read
Select category
Why does transistor orientation matter in analog layout?
AnsweredDigitalWorld answered 1 hour ago • 
35 views3 answers0 votes
How does coding style in RTL impact synthesis QoR?
AnsweredAnalogIP answered 3 days ago • 
30 views1 answers0 votes
How does transistor folding affect delay variation in standard cells?
AnsweredDigitalDecode answered 3 days ago • 
33 views3 answers0 votes
Why is Body Biasing used in MOSFETs?
AnsweredAnalogIP answered 3 days ago • 
135 views3 answers0 votes
Why does dynamic power dominate at higher technology nodes
AnsweredSemiCustom answered 3 days ago • 
127 views2 answers0 votes
What is the impact of interconnect resistance and capacitance (RC delay) in deep sub-micron technologies?
AnsweredDigitalDecode answered 3 days ago • 
117 views2 answers0 votes
What are the main challenges of using multi-Vt cells in timing optimization?
AnsweredDigitalDecode answered 3 days ago • 
142 views2 answers0 votes
How does Wordline driver strength impact half-select disturb?
Opensiliconvlsi asked 3 days ago • 
22 views0 answers0 votes
How does body biasing impact noise margin in digital circuits?
Opensiliconvlsi asked 3 days ago • 
17 views0 answers0 votes
Can non-uniform placement density worsen local timing variation?
Opensiliconvlsi asked 3 days ago • 
21 views0 answers0 votes
What layout technique would you apply to reduce substrate noise coupling in a densely packed mixed-signal block?
Opensiliconvlsi asked 3 days ago • 
18 views0 answers0 votes
What are the trade-offs between high-Vt and low-Vt cells?
AnsweredDigitalWorld answered 1 week ago • 
117 views2 answers0 votes
What happens if setup time is violated but hold time is satisfied in a flip-flop?
AnsweredDigitalWorld answered 1 week ago • 
110 views2 answers0 votes
Why does NMOS threshold voltage drop when temperature increases?
Opensiliconvlsi asked 2 weeks ago • 
70 views0 answers0 votes
Why do we prefer static CMOS over dynamic CMOS logic?
Answeredsemiconductor answered 2 weeks ago • 
132 views3 answers0 votes
Why do setup violations mainly occur in slow paths, while hold violations occur in fast paths?
AnsweredChipWhiz answered 2 weeks ago • 
151 views3 answers0 votes
Why would we prefer an active inductor over a passive inductor in RF integrated circuit design?
AnsweredTechGuru answered 3 weeks ago • 
375 views3 answers0 votes
Why is the channel length modulation effect more visible in short-channel devices?
AnsweredTechnoVLSI answered 3 weeks ago • 
176 views3 answers0 votes
Why do FinFETs provide better control over short-channel effects compared to planar MOSFETs?
AnsweredSemiCustom answered 3 weeks ago • 
172 views3 answers0 votes
What is the difference between the normal buffer and the clock buffer?
AnsweredDigitalWorld answered 3 months ago • 
513 views3 answers0 votes
12Next »
Ask Question