Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions
  • Digital Design
    • Digital Electronics Interview Question
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2026)
  • Forum
  • Calculators
    • Asynchronous FIFO Depth Calculator
    • Clock Skew and Clock Jitter Calculator
    • Setup Time Calculator
Facebook Instagram YouTube LinkedIn WhatsApp
SiliconvlsiSiliconvlsi
Ask Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions
  • Digital Design
    • Digital Electronics Interview Question
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2026)
  • Forum
  • Calculators
    • Asynchronous FIFO Depth Calculator
    • Clock Skew and Clock Jitter Calculator
    • Setup Time Calculator
SiliconvlsiSiliconvlsi
Home » » Page 75
Physical Design

What do you mean by Launch and capture edge?

By siliconvlsiOctober 5, 20220

What do you mean by Launch and capture edge?  The launch edge is the active edge of the clock at…

Memory Layout Design

SRAM Memory Architecture

By siliconvlsiOctober 2, 20220

Static random-access memory In SRAM memory, a single cell stores 1 bit of data. This data bit is represented by…

VLSI Design

Why PMOS pass strong 1 and weak 0

By siliconvlsiOctober 2, 20220

Why PMOS pass strong 1 and weak 0 The current equation for PMOS is the following, for PMOS to turn…

Digital Design

Why NMOS pass strong 0 and weak 1

By siliconvlsiOctober 2, 20220

Why NMOS pass strong 0 and weak 1 We all know that when Vgs > Vt, at that time only…

Physical Design

Which input files are required to run STA

By siliconvlsiOctober 1, 20220

Which input files are required to run STA • Parasitic files • Gate-level netlist • Constraints • General setup scripts.…

Digital Design

NBTI in Semiconductor Devices and VLSI Design

By siliconvlsiOctober 1, 20220

Negative bias temperature instability When we applied a Negative voltage to the gate, dangling bonds called traps developed between the…

Physical Design

Timing Analysis in Physical Design

By siliconvlsiOctober 1, 20220

Why timing analysis is an Important Factor? There are main two reasons for the importance of static timing analysis. Timing…

Physical Design

STA Interview Questions for VLSI Interviews

By siliconvlsiOctober 1, 20220

 STA Interview Questions for VLSI Interviews Static timing analysis (STA) is a technique for evaluating the timing performance of a…

Physical Design

Why is Timing Analysis important in Physical Design?

By siliconvlsiSeptember 30, 20220

Timing Analysis It is important in physical design because we need to know how fast the chip is going to…

Physical Design

Physical Design Interview Questions for VLSI Engineers

By siliconvlsiSeptember 30, 20223

Physical Design Interview Questions(2024) To help you prepare for a job interview, get VLSI physical design interview questions and answers…

Load More
Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2026 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.