Soft check or a Stamping conflict at LVS?
Soft check or Stamping conflict Error comes under ERC check. Soft Connect is a node connected through a Highly resistive non-routing layer that leads to poor circuit performance.
It will come when two or more nets are connected with a high resistive layer (well ).
- If Tap is not connected with power or ground then also it will flag(Floating well or floating p-substrate)
- If Two Nwell is connected in series by Nwell tap through the metal
- If there are any layout nodes with a different name that are connected through some high resistive layers like n-well or p-well substrates then this soft check reports them.
In summary, the main difference between “Stamping conflict” and “Sconnect error” in LVS is that stamping conflicts are primarily concerned with how layout cells are instantiated and organized, while Sconnect errors focus on discrepancies in the electrical connectivity between the layout and the schematic representation of the IC design. Both types of errors are critical to identify and resolve to ensure the accurate and functional implementation of the integrated circuit.
Related Posts
| Analog and Memory Layout Design Forum |
| Physical Layout Desing Forum |
| RTL & Verilog Design Forum |
| Semiconductor Forum |
| Analog Layout Design Interview Questions | Memory Design Interview Questions |
| Physical Design Interview Questions | Verilog Interview Questions |
| Digital Design Interview Questions | STA Interview Questions |
1 Comment
Pingback: Decap Cell and Bypass Capacitor - siliconvlsi