Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp
SiliconvlsiSiliconvlsi
Forum Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
Home»Digital Design»What is a Stick Diagram In VLSI?
Digital Design

What is a Stick Diagram In VLSI?

siliconvlsiBy siliconvlsiJanuary 9, 2022Updated:June 4, 2024No Comments2 Mins Read
Facebook Pinterest LinkedIn Email WhatsApp
Share
Facebook Twitter LinkedIn Pinterest Email

What is a Stick Diagram In VLSI?

A stick diagram is a diagrammatic representation of a chip layout that helps to abstract a model. Stick diagrams are used to convey the layer information with the help of a color code.

“A stick diagram is a cartoon of a layout!!!”

Stick diagram and Layout Diagram
Stick diagram and Layout Diagram

The CMOS layout can also be created using Stick diagrams. In these diagrams, designers sketch a layout by hand, using colored lines to represent different process layers like diffusion, metal, and polysilicon.

The designer draws a freehand sketch of a layout, using colored lines to represent the various process layers such as diffusion, metal, and polysilicon.
For example, in the case of nMOS design,
• Red color is used for n-diffusion
• Green for polysilicon
• Blue for metal
• Yellow for an implant, and black for contact areas.

Stick Diagrams  Rules

If the same layer crosses each other, it makes contact.

If the different layers just cross, it doesn’t make contact but if contact has to be made, it must be in the form of a dark-shaded circle.

If polysilicon crosses the n-type of diffusion, then the nMOS enhancement transistor is formed.

Cross mark has to be used on Vdd and Vss rails in order to create n-well and p-well contact for PMOS devices and NMOS devices respectively.

PMOS devices must be placed in the pull-up part(above the line) and NMOS devices in the pull-down part(below the line) in the CMOS design style.

Share. Facebook Twitter Pinterest LinkedIn Tumblr Email

Related Posts

Understanding the Difference Between RAM Bandwidth and Clock Speed

December 1, 2024

Why is Frequency Planning so important in Module Design?

September 2, 2024

How Are Electrostatic Discharge (ESD) Protection and Latch-Up Related to Each Other?

July 20, 2024
Leave A Reply Cancel Reply

Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.