Close Menu
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
Facebook Instagram YouTube LinkedIn WhatsApp
SiliconvlsiSiliconvlsi
Forum Questions Register in Forum Login in Forum
Facebook Instagram YouTube LinkedIn WhatsApp
  • Analog Design
    • Latest Analog Layout Interview Questions (2025)
  • Digital Design
    • Digital Electronics Interview Question(2025)
    • Top VLSI Interview Questions
  • Physical Design
    • Physical Design Interview Questions for VLSI Engineers
  • Verilog
    • Verilog Interview Questions(2024)
  • Forum
SiliconvlsiSiliconvlsi
Home»VLSI Design»Why do we use p substrate in CMOS?
VLSI Design

Why do we use p substrate in CMOS?

siliconvlsiBy siliconvlsiDecember 25, 2022Updated:January 8, 2025No Comments3 Mins Read
Facebook Pinterest LinkedIn Email WhatsApp
Share
Facebook Twitter LinkedIn Pinterest Email

Why do we use p substrate in CMOS?

Starting with a p-type substrate allows one to build n-channel transistors without additional doping. That is the main advantage of the P substrate.

Reason for used P-substrate in CMOS

NMOS is faster than PMOS, because the carriers in NMOS, which are electrons, travel twice as fast as holes, which are the carriers in PMOS. Now P substrate has the majority carrier is holes, now if we are using an n-substrate, we need to form a p-well inside to form NMOS, now as we have hole mobility, less than electrons, now we need to form a p-well by counter doping, so with that again we are decreasing hole mobility, so it may degrade the performance of NMOS, so we are using p substrate in CMOS.

The second reason is that if we create a P-well above the N-type substrate, to get maximum electron mobility in NMOS we need a very high resistive (high doping) P-well, which is a costly process. So, the fastest NMOS was obtained with a high resistive P substrate, not a lower P-well in an N-type substrate.

The third reason is in a p-well technology, such a choice would degrade the gain due to the body effect of pMOS transistors (coming as a second cause for gain degradation after the “low mobility of holes” cause).

The fourth reason is, The p-type doping of an original silicon wafer is more uniform than any doping that can be obtained by introducing a p-well into a silicon wafer. The only methods to create a p-well are by diffusion or ion implantation and both have inherent non-uniformity with depth into the substrate.

The fifth reason is p-type substrate allows one to build n-channel transistors without additional doping. This is a substantial advantage because, the lower the doping, the higher the mobility of electrons and the higher the gain, and the higher the switching speed of transistors.

The sixth reason is the p substrate is less suspect to noise as compared to the n substrate. #

The seventh reason is if We use n substrate then the whole plate needs to be tied with power(VDD), which may create leakage.

What is a p-type semiconductor?

An inherent semiconductor doped with boron (B) or indium is known as a p-type semiconductor (In). Boron from Group III has three valence electrons, while silicon from Group IV has four.

 

"Understanding the role of p-type substrate in CMOS design"
Share. Facebook Twitter Pinterest LinkedIn Tumblr Email

Related Posts

How Shielding Avoids Crosstalk Problem? What Exactly Happens There?

September 22, 2024

Navigating the Challenges of Gate Dielectric Scaling in MOS Transistors

August 1, 2024

Challenges in Modern SoC Design Verification

April 20, 2024
Leave A Reply Cancel Reply

Facebook X (Twitter) Instagram Pinterest Vimeo YouTube
  • About Us
  • Contact Us
  • Privacy Policy
© 2025 Siliconvlsi.

Type above and press Enter to search. Press Esc to cancel.